The interest in MoS 2 for radio-frequency (RF) application has recently increased 1,2 . However, little is known on the scaling behavior of transistors made from MoS 2 for RF applications, which is important for establishing performance limits for electronic circuits based on 2D semiconductors on flexible and rigid substrates. Here, we present a systematic study of top-gated trilayer MoS 2 RF transistors with gate lengths scaled down to 70 and 40 nm. In addition, by introducing "edge-contacted" injection of electrons 3 in trilayer MoS 2 devices, we decrease the contact resistance and as a result obtain the highest cutoff frequency of 6 GHz before the de-embedding procedure and 25 GHz after the de-embedding procedure.
Introduction
The family of transition metal dichalcogenides (TMDCs) has attracted a lot of attention in the last years due to their remarkable electronic, optical and mechanical properties 4, 5, 6, 7 . Operation of MoS 2 FETs in the RF range has been demonstrated recently 1 . Here we present the scaled high-frequency trilayer MoS 2 FETs with improved characteristics. The presence of a band gap in MoS 2 makes it easier to reach current saturation. As a consequence, for both f T and f MAX we are able to see the typical 1/L behavior down to 40 nm. We also observe voltage gain for all our devices. In contrast to MoS 2 , for graphene-based RF devices 8 f T exhibits a 1/L trend, while f MAX has a nonmonotonic behavior with the decreasing channel length, reaching a peak value around 200 nm. Such behavior can be ascribed to a competition between the gate resistance and the output conductance g d with decreasing gate length.
Device fabrication
MoS 2 FETs were fabricated from MoS 2 exfoliated onto a highly resistive intrinsic Si substrate covered with a 270 nm thick SiO 2 layer. Figure 1 , (c) shows the schematic cross-sectional view of MoS 2 FET. Electrical contacts were patterned using electronbeam lithography and by depositing 70 nm thick gold electrodes. This was followed by an annealing step at 200 °C in order to remove resist residue and decrease the contact resistance. Atomic layer deposition (ALD) was used to deposit a 20 nm thick layer of HfO 2 as high-gate dielectric. Local top gates for controlling the current in the two branches were fabricated using another ebeam lithography step followed by evaporation of 10 nm/50 nm of Cr/Au. We fabricated devices with 70 nm and 40 nm gate lengths, and conventional source-drain contacts (Fig. 1) .
In order to enhance carrier injection, in some devices we also pattern MoS 2 in the contact area by introducing cuts, with the aim of increasing the total length of the MoS 2 edge under the metal electrode 3 (Fig. 1b) . The device characteristics for 240 nm gate length used here for comparison purposes were originally reported in our previous work 1 .
Measurement setup
Device characterization is performed at room temperature in an RF probe station (Cascade Microtech). DC and AC voltages are applied using bias tees connected to each probe head. DC currents are measured using an Agilent B2912A parameter analyzer. The AC excitation and subsequent S-parameter measurements are performed using an Agilent N5224A vectornetwork analyzer (VNA). High-frequency S-parameter measurements are carried out in the 0.1 50 GHz frequency range. The probe system is calibrated before the measurements of the device under test (DUT) in order to take into account any spurious contribution from connectors, cables, and the electrical environment of the DUT and to subtract it from the measured signal. This is done first by means of a calibration pad and in the second step using a set of dummy structures. The system was calibrated using the line -reflect -reflect match method for the required frequency range and at low input power (typically 27 dBm) using a standard CSR-8 substrate.
On-chip OPEN and SHORT structures were used to de-embed the parasitic effects, with the purpose of obtaining the intrinsic RF performance.
Results
From our previous studies we found out that trilayer MoS 2 FETs have the best RF performance 1 . This motivated us to continue the research of scaled trilayer MoS 2 devices.
Transfer and output characteristics of 70 nm gate length trilayer MoS 2 are presented in Fig. 2 (a) , (b). For this device, the on-current is ~180 μA/μm at V ds = 2.5 V with the intrinsic transconductance of 45 μS/μm. The specific contact geometry dictated by the need to interface RF transistors with the network analyzer and RF probes prohibits the fabrication of four or six contact devices, necessary to accurately measure the contact resistance and field-effect mobility in our devices. We can however, give an estimate of these quantities from the transfer characteristics, based on a simple model 1 . The dielectric constant of 20 nm HfO 2 deposited at 200 °C is 14, probably due to surface impurities trapped between the HfO 2 and MoS 2 layer. For 70 nm gate length trilayer MoS 2 we obtained μ = 8.3 cm 2 /Vs and R c = 326 or R c = 5.5 k ·μm with the channel width of 17 μm. We see drain current saturation in this short-channel device, shown in Fig. 2 (a) . We expect that for short-channel devices it is normal to observe the decrease of field-effect mobility and nonlinear scaling of drain current due to two reasons 9 . First is the contact resistance, which does not scale with channel length and starts to dominate at short channel lengths. Second is charge carrier velocity saturation, which occurs at smaller electric fields as the channel length is decreased, resulting in a smaller effective field effect mobility due to drain current saturation.
The cutoff frequency f T , the frequency at which the current gain becomes unity is given by
where g m is the intrinsic transconductance, C gs is the gate-source capacitance, C gd is the gate-drain capacitance, g ds the drain conductance, R s and R d the source and drain series resistances, respectively. In Fig. 2(c) , we plot the current gain, calculated from S parameters; a peak cutoff frequency f T of 8 GHz after the de-embedding procedure is obtained for the 70-nm-long device at room temperature. We performed RF measurements at DC parameters V ds = 2.5 V and V tg = -700 mV, which gives us the highest values of intrinsic transconductance. The available power gain is another important figure of merit for RF transistors. The frequency at which the power gain is equal to unity, is called the maximum frequency of oscillation
where g ds is the drain differential conductance, R s the source resistance, C gd the gate to drain capacitance and R g is the gate resistance which mainly depends on the gate thickness and area. We have also analyzed the performance of 40 nm gate length trilayer MoS 2 devices. Fig. 3 (b) shows the transfer characteristics for 40 nm gate length MoS 2 with the intrinsic transconductance of 50 μS/μm. From the I ds V tg characteristic of our device, we extract estimates for the field effect mobility μ = 2.3 cm 2 /Vs and contact resistance R c = 263 or R c = 2.9 k ·μm with the width of the channel of 11.2 μm. Fig. 3 (a) presents the output behavior of trilayer MoS 2 device with a 40 nm gate length with the pronounced saturation of the drain-source current.
The cutoff frequency, obtained by extrapolation to a 20 dB/dec slope expected for conventional FETs is f T = 14 GHz, Fig. 3(c) . Predictably, this value is higher compared to 70 nm gate length devices due to decreased electron transit time in shorter gate length devices. What was very interesting to find out is that with the decreasing the gate length down to 40 nm we were still able to improve the performance of the power gain with f MAX = 14 GHz. This is the missing point in RF graphene devices due to the absence of the band gap 8 . The voltage gain A v for 40 nm gate length is obtained until 29 GHz, Fig. 3(e) . While exhibiting considerable spread over various test devices, both f T and f MAX show an increasing tendency for smaller gate lengths, Fig. 4(a),(b) . The voltage gain drops with decreasing the gate length, Fig. 4 (c) which could be related to the carrier velocity saturation. In addition, the contact resistance becomes dominant compared to channel resistance in short channel devices 9 , making further scaling difficult. To address this issue, we fabricated a batch of devices with cuts introduced in the MoS 2 film so that the MoS 2 edge length available for bonding with the contact metal is maximized, Fig. 1(b) .
Trilayer MoS 2 FETs with cuts have μ = 6 cm 2 /Vs and contact resistance of R c = 1.8 k ·μm or R c = 61
with the 30 μm channel width of the channel, extracted from the transfer characteristics 1 presented in Fig. 5(b) . The maximum intrinsic transconductance reaching the value of 100 μS/μm, right side of Fig. 5 (b) . From Fig. 5 (a) we can see the saturation in the drainsource current, which results in high values of the voltage gain A v = 45 GHz, Fig. 5(e) . For this device type, we obtained the record value of f T = 6 GHz before the de-embedding procedure and 25 GHz after the de-embedding procedure, Fig. 5 (c) and the highest value In Fig. 2(d) we present Mason's unilateral power gain U as a function of frequency for the 70 nm gate length MoS 2 device with f MAX = 12 GHz. We also extract the intrinsic voltage gain A v = g m /g ds for the 70 nm gate length device by converting the scattering S-parameters to impedance Zparameters where A v = Z 21 /Z 11 . The result is presented in Figure  2 (e). Voltage gain is realized until 50 GHz. of f MAX = 16 GHz, Fig. 5 (d) . 
